

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|-----------------|--------------------|----------------------|-------------------------|------------------|--|
| 10/090,250 | 03/01/2002 | Suresh M. Menon | X-1050 US | 4098 | |
| 24309 | 7590 08/17/2006 | | EXAMINER | | |
| XILINX, INC | C L DEPARTMENT | WANG, TED M | | | |
| 2100 LOGIC | | | ART UNIT | PAPER NUMBER | |
| SAN JOSE, C | SAN JOSE, CA 95124 | | | | |
| | | | DATE MAILED: 08/17/2006 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | Annlingting No | Amulia and/a) | | | | |
|--|--|--|-------------|--|--|--|
| | Application No. | Applicant(s) | | | | |
| Office Action Summary | 10/090,250 Examiner | MENON ET AL. Art Unit | | | | |
| , | | 2611 | | | | |
| The MAILING DATE of this communication | Ted M. Wang | | | | | |
| Period for Reply | . 466-000 | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | |
| A SHORTENED STATUTORY PERIOD FOR RIWHICHEVER IS LONGER, FROM THE MAILIN - Extensions of time may be available under the provisions of 37 Cf after SIX (6) MONTHS from the mailing date of this communicatio - If NO period for reply is specified above, the maximum statutory p - Failure to reply within the set or extended period for reply will, by s Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b). | G DATE OF THIS COMMUN FR 1.136(a). In no event, however, may a n. eriod will apply and will expire SIX (6) MC statute, cause the application to become A | ICATION. I reply be timely filed ONTHS from the mailing date of this communication ABANDONED (35 U.S.C. § 133). | | | | |
| Status | | | | | | |
| 1) Responsive to communication(s) filed on | 05 June 2006 | | | | | |
| | This action is non-final. | | | | | |
| 3) Since this application is in condition for all | | tters, prosecution as to the ments | is | | | |
| closed in accordance with the practice und | · | · | | | | |
| Disposition of Claims | | | | | | |
| 4) Claim(s) <u>1-7,9-16 and 18-22</u> is/are pendin | g in the application. | | | | | |
| 4a) Of the above claim(s) is/are with | ndrawn from consideration. | | | | | |
| 5)⊠ Claim(s) <u>20-22</u> is/are allowed. | | | | | | |
| 6)⊠ Claim(s) <u>1-7,9-16,18 and 19</u> is/are rejecte | 6)⊠ Claim(s) <u>1-7,9-16,18 and 19</u> is/are rejected. | | | | | |
| 7) Claim(s) is/are objected to. | | | | | | |
| 8) Claim(s) are subject to restriction a | nd/or election requirement. | | | | | |
| Application Papers | | | | | | |
| 9)☐ The specification is objected to by the Exa | miner. | | | | | |
| 10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner. | | | | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | | |
| 11) ☐ The oath or declaration is objected to by the | e Examiner. Note the attach | ed Office Action or form PTO-152. | | | | |
| Priority under 35 U.S.C. § 119 | | | | | | |
| 12) ☐ Acknowledgment is made of a claim for for a) ☐ All b) ☐ Some * c) ☐ None of: | reign priority under 35 U.S.C. | § 119(a)-(d) or (f). | | | | |
| | 1. Certified copies of the priority documents have been received. | | | | | |
| 2. Certified copies of the priority docur | | · · | | | | |
| | 3. Copies of the certified copies of the priority documents have been received in this National Stage | | | | | |
| application from the International Bo * See the attached detailed Office action for a | | t received | | | | |
| occ the attached detailed Office action for a | a not of the contined copies He | CTOODIYOU. | | | | |
| | | | | | | |
| Attachment(s) | | | | | | |
| Attachment(s) 1) Notice of References Cited (PTO-892) | 4) \square Interview | Summary (PTO-413) | | | | |
| 2) D Notice of Draftsperson's Patent Drawing Review (PTO-946 | Paper No | o(s)/Mail Date | | | | |
| Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date | B/08) 5) Notice of 6) Other: _ | Informal Patent Application (PTO-152) | | | | |

Application/Control Number: 10/090,250 Page 2

Art Unit: 2611

DETAILED ACTION

Response to Arguments

- 1. Applicant's arguments, filed on 06/05/2006, with respect to claim 1-7, 9-16 and 18-19 have been considered but are moot in view of the new ground(s) of rejection.
- 2. Applicant's amendments and arguments, filed on 06/05/2006, with respect to the rejection(s) of claim(s) 20-22 under 35 USC § 112 first paragraph have been fully considered and are persuasive. Therefore, the rejection has been withdrawn.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1, 9, 11, 12, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kean (US 5,701,091) in view of Masuda et al. (US 4,366,478).
 - With regard claim 1, Kean discloses an integrated circuit comprising:
 a plurality of configuration memory cells (Fig.3 element Switch 15 and column 2 lines 5-19);

Art Unit: 2611

at least one transceiver (Fig.3 elements 78 and 79 and column 1 line 60 – column 2 line 4) containing components having selectable values (Fig.3 elements EN, PUP, RPUP, TPUP, SLEW, OUT), said components being configured by said plurality of configuration memory cells (column 1 line 60 – column 2 line 19).

Kean discloses all of the subject matter as described in the above paragraph except for specifically teaching wherein one of said components is a loss of synchronization detector and wherein each transceiver has an input port that receives differential input signal and an output port that outputs differential output signal.

However, Masuda et al. teaches a LSI integrated circuit with a transceiver (Fig.18E and column 12 lines 64-65) with one of components is a loss of synchronization detector (Fig.7 element 27 and column 11 lines 23-54) in order to produce an output signal, ALARM, that indicates the loss of signal from the slave stations other than the non-connected slave station. In this manner, the fault in the signal after the synchronizing signal has been detected can be detected (column 12 lines 32-36) so that the resynchronization can be processed in order to reduce the system downtime.

In addition, Masuda et al. further teaches that each transceiver has an input port that receives differential input signal (Fig.18E elements 10 and 11 and column 5 lines 6-10) and an output port that outputs differential output signal (Fig.18E elements 9 and 11 and column 5 lines 6-

Art Unit: 2611

10) in order to provide the DC isolation to eliminate the DC interference and improve the product safety (column 5 lines 5-7).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to integrate the loss of synchronization detector in a chip and implement the differential signal transmission ports (input and output) as taught by Masuda et al. into Kean's integrated transceiver circuit so as to detect the fault in the signal after the synchronizing signal that transceiver so that the resynchronization can be processed in order to reduce the system downtime and to provide the DC isolation to eliminate the DC interference and improve the product safety.

With regard claim 9, Kean further discloses a programmable fabric (Fig.1 and column 1 lines 14-40); and

at least one signal generated by said programmable fabric for controlling said values of said components (Fig.3 elements 15-18).

With regard claim 11, Kean discloses an integrated circuit comprising:

a programmable fabric (Fig.1 and column 1 lines 14-40);

a processor core surrounded by said programmable fabric (column 1 lines 28-40 and column 3 lines 23-38);

a plurality of configurable transceivers located at the peripheral of said programmable fabric (Fig.3 elements 78 and 79 and column 1 line 60 – column 2 line 4); and

a plurality of signal paths connecting at least one of said configurable transceivers and said processor core, at least a portion of

Art Unit: 2611

each of said signal paths passing through said programmable fabric (Fig.3 elements 15-18, Switching output EN, OUT, PAD IN and column 1 line 52 – column 2 line 19).

Kean discloses all of the subject matter as described in the above paragraph except for specifically teaching wherein one of said components is a loss of synchronization detector and wherein each transceiver has an input port that receives differential input signal and an output port that outputs differential output signal.

However, Masuda et al. teaches a LSI integrated circuit with a transceiver (Fig.18E and column 12 lines 64-65) with one of components is a loss of synchronization detector (Fig.7 element 27 and column 11 lines 23-54) in order to produce an output signal, ALARM, that indicates the loss of signal from the slave stations other than the non-connected slave station. In this manner, the fault in the signal after the synchronizing signal has been detected can be detected (column 12 lines 32-36) so that the resynchronization can be processed in order to reduce the system downtime.

In addition, Masuda et al. further teaches that each transceiver has an input port that receives differential input signal (Fig.18E elements 10 and 11 and column 5 lines 6-10) and an output port that outputs differential output signal (Fig.18E elements 9 and 11 and column 5 lines 6-10) in order to provide the DC isolation to eliminate the DC interference and improve the product safety (column 5 lines 5-7).

Art Unit: 2611

It would have been obvious to one having ordinary skill in the art at the time the invention was made to integrate the loss of synchronization detector in a chip and implement the differential signal transmission ports (input and output) as taught by Masuda et al. into Kean's integrated transceiver circuit so as to detect the fault in the signal after the synchronizing signal th a transceiver so that the resynchronization can be processed in order to reduce the system downtime and to provide the DC isolation to eliminate the DC interference and improve the product safety.

- With regard claim 12, all limitation is contained in claims 11 and 1. The explanation of all the limitation is already addressed in the above paragraph.
- With regard claim 18, Kean further discloses wherein said programmable fabric generates at least one signal for controlling at least one of said configurable transceivers (Fig.3 elements 15 output EN, OUT and PAD IN and column 1 line 52 – column 2 line 19).
- 5. Claims 2-5, 13, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kean (US 5,701,091) and Masuda et al. (US 4,366,478) as applied to claim 1 above, and further in view of Plants (US 6,237,124).
 - With regard claim 2, Kean and Masuda et al. disclose all of the subject
 matter as described in the above paragraph except for specifically
 teaching one of said components is a cyclic redundancy code generator.

However, Plants teaches a cyclic redundancy code circuit generator (Fig.4 element 40 and column 7 line 1 – column 8 line 37) in an

Art Unit: 2611

integrated circuitry or FPGA. It is inherent that the FPGA contains an I/O circuitry with a transceiver, driver for output signal and receiver for input signal (column 4 line 64 – column 5 line 4).

It is desirable to have a cyclic redundancy code circuit generator in an integrated circuitry or FPGA to indicate an error has occurred during signal processing operation and take necessary action to correct the error so as to improve the FPGA operation performance. Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to include circuit as taught by Plants in which having a cyclic redundancy code circuit generator in an integrated circuitry, into Kean and Masudas' integrated circuit so as to improve the FPGA operation performance.

With regard claim 3, Kean and Masuda et al. disclose all of the subject matter as described in the above paragraph except for specifically teaching one of said components is a cyclic redundancy code verification block.

However, Plants teaches a cyclic redundancy code circuit verification block (Fig.4 element 40 and column 7 line 1 – column 8 line 37) in an integrated circuitry or FPGA.

It is desirable to have a cyclic redundancy code circuit verification block in an integrated circuitry or FPGA to verify and indicate an error has occurred if the known correct values do not match with the signature during signal processing operation and take necessary action to correct

Art Unit: 2611

the error so as to improve the FPGA operation performance. Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to include circuit as taught by Plants in which having a cyclic redundancy code circuit verification block in an integrated circuitry, into Kean and Masudas' integrated circuit so as to improve the FPGA operation performance.

With regard claims 4 and 5, Kean and Masuda et al. disclose all of the subject matter as described in the above paragraph except for specifically teaching one of said components is a serializer/ describing.

However, Plants teaches a serializer/ deserializer (Fig.4 element 32 and column 5 lines 10-25) in an integrated circuitry or FPGA. Note that, Upon either power up or at device reset, an EPROM controller 32 serializes the data stream from the EPROM 30 into a serial data stream (SDATA) one bit wide. Inherently, the EPROM controller 32 will deserializes the data stream to the EPROM 30.

It is desirable to have a serializer/ deserializer in an integrated circuitry or FPGA to reduce the number of pins in a integrated circuit in order to improve the manufacturing ability such as soldering when the IC is mounted in a print circuit board. Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to include circuit as taught by Plants in which having a serializer/ deserializer in an integrated circuitry, into Kean and Masudas' integrated circuit so as

Art Unit: 2611

to improve the manufacturing ability such as soldering when the IC is mounted in a print circuit board.

- With regard claim 13, all limitation is contained in claims 10, 3, and 2. The explanation of all the limitation is already addressed in the above paragraph.
- With regard claim 14, all limitation is contained in claims 10, 5, and 4. The explanation of all the limitation is already addressed in the above paragraph.
- 6. Claims 6 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kean (US 5,701,091), Masuda et al. (US 4,366,478) and Plants (US 6,237,124) as applied to claims 5 and 10 above, and further in view of Schneider (US 6,594,275).
 - With regard claim 6, Kean and Masuda et al. and Plants disclose all of the subject matter as described in the above paragraph except for specifically teaching the descrializer further comprises configurable comma detection function.

However, Schneider teaches a deserializer with comma detection function (Fig.1 element 12, column 6 lines 12-17, column 7 lines 8-38, and column 8 lines 15-21).

It is desirable to have a deserializer with comma detection function.

The reason for this is that the serial in, parallel out shift register in an integrated circuit is typically large enough-to capture an entire bytemultiple word of data, to facilitate the detection of a delimiter character

(i.e., a character such as a comma which facilitates the proper framing of the data as byte-multiple parallel data words), so that the data conversion processing performance is improved. Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to include the function as taught by Schneider in which having a deserializer with comma detection function, into Kean and Masuda et al. and Plants' integrated circuitry so as to improve the data conversion processing performance.

- With regard claim 15, all limitation is contained in claims 10 and 6. The explanation of all the limitation is already addressed in the above paragraph.
- 7. Claims 7, 10, 16, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kean (US 5,701,091) and Masuda et al. (US 4,366,478) as applied to claims 1, 9, 12, and 18 above, and further in view of Hausman et al. (US 5,872,920).
 - With regard claim 7, Kean and Masuda et al. disclose all of the subject matter as described in the above paragraph except for specifically teaching one of said components is an elastic buffer.

However, Hausman et al. teaches an elastic buffer in an integrated circuitry (Fig.1 element 210, 160, 170, 080, and 190, and column 2 lines 24-60).

It is desirable to have an elastic buffer in an integrated circuitry to control and adjust the input and output packages so that the data overflow

Art Unit: 2611

issue is improved. Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to include the circuit as taught by Hausman et al. in which having an elastic buffer in an integrated circuitry, into Kean and Masudas' integrated circuit so that the data overflow issue is improved.

With regard claim 10, Kean and Masuda et al. disclose all of the subject matter as described in the above paragraph except for specifically teaching one of said components is an encoder, and said at least one signal controls said encoder.

However, Hausman et al. teaches an encoder (Fig.1 element 120 and column 2 lines 34-40) in an integrated circuitry (Fig.1 element 210 and column 2 lines 49-60) and said at least one signal controls said encoder (Fig.1 elements 120 and 140 and column 2 lines 34-60).

It is desirable to have an encoder in an integrated circuitry to provide an encoded signal with proper package length to external device and said at least one signal controls said encoder to control the speed of the encoder output in order to adjust the encoded output packages so that the data overflow issue is improved. Therefore, It would have been obvious to one of ordinary skill in the art at the time of the invention was made to include the circuit as taught by Hausman et al. in which having an encoder in an integrated circuitry to provide an encoded signal to external device and said at least one signal controls said encoder, into Kean and Masudas' integrated circuit so that the data overflow issue is improved.

Application/Control Number: 10/090,250 Page 12

Art Unit: 2611

 With regard claim 16, all limitation is contained in claims 7 and 12. The explanation of all the limitation is already addressed in the above paragraph.

 With regard claim 19, all limitation is contained in claims 10 and 18. The explanation of all the limitation is already addressed in the above paragraph.

Allowable Subject Matter

8. Claims 20-22 are allowed.

Conclusion

- 9. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- 10. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number: 10/090,250 Page 13

Art Unit: 2611

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ted M. Wang whose telephone number is 571-272-3053. The examiner can normally be reached on M-F, 7:30 AM to 5:00

PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chieh Fan can be reached on 571-272-3042. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ted M Wang Examiner Art Unit 2611

Ted M. Wang

SUPERVISORY PATENT EXAMINER